# CAD for VLSI Circuits 2nd June2012 VL9221

M.E. DEGREE EXAMINATION, JUNE 2012
Second Semester
VLSI Design
(Common to M.E. Applied Electronics)
(Regulation 2009)

GATE  |  TANCET  |  Govt & PSU Papers  |  Bank Papers  |  Travel Tips

PART A — (10 × 2 = 20 Marks)

1. List out the general-purpose integrated circuits.
2. Define integer linear programming.
3. What is the job of symbolic layout editor?
4. What does the partitioning problem deal with?
5. Formulate the sizing algorithm for slicing floor plans.
6. List the parameters characterizing the local routing problem.
7. Compare static partitioning and dynamic partitioning.
8. Write the problem definition for two level logic synthesis.
9. Write the demerit and ASAP scheduling.
10. Define supervertices.

PART B — (5 × 16 = 80 Marks)

11. (a) (i) Explain the design domains to describe the VLSI design process. (8)
(ii) What are the ways of checking the correctness of an IC without actually fabricating it? (8)
Or
(b) (i) Explain a suitable data structure to represent a graph. (8)
(ii) Write the Prim’s algorithm for minimum spanning trees. (8)

12. (a) (i) With diagram explain the minimum distance design rules. (8)
(ii) List the types of placement problem and explain. (8)
Or
(b) Write the algorithms for constraint-graph compaction. (16)

13. (a) Describe the concepts of floorplanning. (16)
Or
(b) Write the algorithms used for channel routing. (16)

14. (a) Explain the various issues related to gate-level simulation. (16)
Or
(b) Explain the principle, construction and manipulation of ROBDD. (16)

15. (a) With suitable diagrams explain the types of data flow. (16)
Or
(b) Explain the optimization issues and formulation of assignment problem. (16)