Quick Links
| University Papers | University Syllabus | Entrance Exam |
| PSU Papers | Bank Papers | Placement Papers |
| VTU | Anna Univerity Syllabus | Anna Univerity Papers |
Question Paper Code : T3027
B.E./B.Tech. DEGREE EXAMINATION, NOVEMBER/DECEMBER 2009
Third Semester
Computer Science and Engineering
CS 2202 - DIGITAL PRINCIPLES AND SYSTEMS DESIGN
(Common to Information Technology)
(Regulation 2008)
University Papers | Syllabus | Entrance Exam | Govt & PSU Papers | Bank Papers
Programming Questions | Travel Tips | Mobile Review | Placement Papers
ANNA UNIVERSITY SYLLABUS: CLICK HERE
ANNA UNIVERSITY PAPERS: CLICK HERE
For More Question paper on CSE - CLICK HERE
For more question paper of IT - CLICK HERE
PART A — (10 × 2 = 20 Marks)
1. Draw the logicdiagram for ((A + B) C)'D using the Boolean expression NAND gates.
2. Perform subtraction using 1’s complement (11010)2– (10000)2.
3. Perform 9’s and 10’s compliment subtraction between 18 and –24.
4. Draw the logic diagram for half adder.
5. What is the difference between decoder and demultiplexer?
6. What is programmable logic array? How does it differ from ROM?
7. Write down the difference between sequential and combinational circuits.
8. What is race around condition?
9. What is meant by lockout condition?
10. What are the steps for design of asynchronous sequential circuit?
PART B — (5 × 16 = 80 Marks)
11.(a) Simplify the following Boolean expression using Quine method :
McCluskey F = ?m (0, 9, 15, 24, 29, 30) + d (8, 11, 31) .(16)
Or
(b) (i) ImplementBooleanexpressionforEXORgateusingNANDand NOR gates. (8)
(ii) Prove that ( AB + C + D )(C ' + D )(C ' + D + E ) = ABC + D . (4) (iii) Using 2’s complement perform (42)10 – (68)10. (4)
12. (a) (i) Explainthegraycodetobinaryconverterwiththenecessary diagram. (10)
(ii) Design a half subtractor circuit. (6)
Or
(b)With neat diagram explain BCDsubtractor using9’sand 10’s complement method.(16)
13. (a) Explainwith necessarydiagrama BCDto 7 segmentdisplaydecoder. (16)
Or
(b) (i) Write the comparison between PROM, PLA, PAL. (6) (ii) DesignaBCDtoexcess-3codeconverterandimplementusing PLA. (10)
14. (a)Design and implementa Mod-5 synchronouscounter using JK flip-flop.
Draw the timing diagram also. (16) Or
(b) (i) Explain the working of master slave JK flip-flop. (10)
(ii) Draw the diagram for a 3 bit ripple counter. (6)
15. (a) (i)Design a comparator. (6)
(ii) Design a non sequentialripple counter which will go throughthe states 3, 4, 5, 7, 8, 9, 10, 3, 4 ..................draw bush diagram also. (10)
Or
(b)(i)Design a parity checker.(6)
(ii)Design a sequential circuit with JK flip-flop.(10)
0 Comments